PT6312 PDF

Modules include a MCU, connectivity and onboard memory, making them ideal for designing IoT products for mass production. The component database hosts libraries for different sensors, actuators, radios, inputs, middleware and IoT services. Learn about hardware support for Mbed, as well as the Mbed Enabled program, which identifies Mbed compatible products. Reference designs, schematics and board layouts to develop production hardware and Mbed-compatible development boards. SPi Interface. Last commit 20 Jan by Wim Huiskamp.

Author:Gora Kijora
Language:English (Spanish)
Published (Last):18 December 2016
PDF File Size:2.75 Mb
ePub File Size:10.96 Mb
Price:Free* [*Free Regsitration Required]

Serial data is fed to PT via a three-line serial interface. CMOS technology Low power consumption Key scanning 6 x 4 matrix Multiple display modes: 11 segments, 11 digits to 16 segments, 6 digits 8-Step dimming circuitry LED ports provided 4 channels, 20mA max.

Microcomputer peripheral devices PT V2. Data input pin I This pin inputs serial data at the rising edge of the shift clock starting from the lower bit. Key data input pins I The data inputted to these pins is latched at the end of the display cycle. Pin No. When these commands are executed, the display is forcibly turned off, the key scanning stops.

If the same mode setting is selected, no command execution is take place, therefore, nothing happens. MSB 0 0 LSB b2 b1 b0 Display mode settings: 4 digits, 16 segments 5 digits, 16 segments 6 digits, 16 segments 7 digits, 15 segments 8 digits, 14 segments 9 digits, 13 segments 10 digits, 12 segments 11 digits, 11 segments Not relevant PT V2. Please refer to the diagram below. When the most significant bit of the data SG6 b7 has been read, the least significant bit of the next data SG1 b0 is read.

Please refer to the diagrams below. Each bit starting from the least significant b0 correspond to a specific Switch Input -- b0 corresponds SW1, b1 to SW2 and so forth. If the address is set to 16H or higher, the data is ignored until a valid address is set. It also used to set the pulse width. One cycle of key scanning consists of 1 frame. The data of the 6 x 4 matrix is stored in the RAM. PT V2. Please refer to the following diagram. Command 4: Display control command The following diagram shows the waveforms when updating specific addresses.

Command 1: Display Mode Commands 2. Command 2: Data Setting Commands 3. Command 3: Address Setting Commands 4. Command 4: Display Control Commands 5. When IC power is applied for the first time, the contents of the Display RAM is not defined; thus, it is strongly suggested that the contents of the Display RAM be cleared during the initial setting. Controlling Dimensions are in millimeters.

The top package body size may be smaller than the bottom package size by as much as 0. Datums A-B and D to be determined at datum plane H. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0. D1 and E1 are maximum plastic body size dimensions including mold mismatch.

Details of pin1 identifier are optional but must be located within the zone indicated. Dimension b does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead to exceed the maximum b dimension by more than 0. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0. A1 is defined as the distance from the seating plane to the lowest point on the package body.


PT6312 Datasheet PDF



The Application of PT6312 in Broadband Multimedia Gateway


LEI 12288 DE 2010 PDF

pt6312 0.1.1


Related Articles